M. Tech. VLSI Reference Books


 M. Tech. VLSI Reference Books

Subject: Ad Mathematics

Subject: CMOS VLSI Design

Subject: Advances Logic Design

  • Digital Design John F. WakerlyPearson Education Asia, 3rd Ed
  • Digital Design M. M. ManoPearson Education, 3rd Ed
  • Fundamentals of Logic Design C. H. Roth, JrJaico Publishing House
  • An Engineering Approach to Digital DesignFletcher PHI

Subject: Digital Signal Processing

  • Discrete Time Signal Processing A.V. Oppenheim and Schafer Prentice Hall, 1989
  • Digital Signal Processing: Principle,
  • Algorithms and Applications John G. Proakis and D.G.ManolakisPrentice Hall, 1997
  • Theory and Application of Digital Signal Processing L.R. Rabiner andB. Gold Prentice Hall, 1992
  • VLSI Digital Signal Processing Systems Design and Implementation K.K. ParhiWiley

Subject: Embedded Microcontroller Programming

Subject: ASIC and FPGA Design

Comments

Post a Comment

Popular posts from this blog

VLSI Lab Manual

Image
  VLSI Lab Manual VLSI Lab Manual List of Experiment 1.  Design of basic Gates: AND, OR, NOT using VHDL 2.  Design of basic Gates: AND, OR, NOT using VERILOG 3.  Design of 2:1 Mux using VHDL 4.  Design of 2:1 Mux using VERILOG 5.  Design of 2 to 4 Decoder using VHDL & VERILOG 6.  Design of Half-Adder, Full Adder, Half Substractor, Full Substractor using VHDL  7.  Design of Half-Adder, Full Adder, Half Substractor, Full Substractor using VERILOG  8.  Design of all type of Flip-Flops using VHDL (if-then-else)  9.  Design of all type of Flip-Flops using VERILOG 10. Design of 8-bit shift register using VHDL code 11. Design of 8-bit shift register using VERILOG 12. Design of Counters (MOD 3, MOD 5 etc.) using VHDL code 13. Design of counter using VERILOG code Experiment No.-1 Aim: Write VHDL code for basic gates: AND, OR, NOT. Apparatus: Xilinx ISE 14.1 software Theory: (1). AND Gate The AND gate is a basic digital logic...
Read more

M. Tech VLSI 3rd Semester Syllabus

Image
SEMESTER- 3 rd Course: M. Tech VLSI SUBJECT: System on Chip (SOC) Design Syllabus: Unit – I Recent advances in semiconductor technology, Programmable logic devices, such as field programmable gate arrays (FPGAs), Programmable chip architectures, logic synthesis, SoC concepts, and the Verilog synthesizable subset, Implementation of a complex system on a single programmable chip. Unit – II Tools and techniques for designing, verifying and implementing System-on-Chip (SoC) designs using programmable logic. Embedded system applications and their system-level hardware-software co-design. Unit – III Implementation Aspects: Adders, ALUs, Multipliers, Dividers, Register Files, Buses, CISC/RISC, Memory hierarchy (caches, MMU, main memory) Unit – IV ARM System-on-chip architecture. Unit - V Project Orientation: Concept to Verilog hardware description language (HDL),  verification using simulation, synthesis and programmable device implementation on an FPGA developme...
Read more