Assignment

Assignment–1
Q1. Explain the internal structure of CPLD. How the output is considered to be the registered output?
Q2. What are the classical techniques for reducing the complexity of IC design? Explain each of them.
Q3. Compare VLSI Design Style with FPGA and CPLD?
Q4. Explain complete VLSI Design flow with all domains.
Q5. Explain the FPGA.
Q6. Explain the CPLD.
Q7. Explain the design hierarchy concept of regularity, modularity and locality.
Assignment-2
Q1. Draw the stick diagram of CMOS inverter.
Q2. What are the reasons behind different design rules in layout.
Q3. Draw the symbolic layout of a 2-input NOR gate.
Q4. Explain basic steps for fabrication of CMOS
Q5. Calculation of resistance and capacitance.
Q6. Explain the Layout design rules.
Q7. Explain fabrication process of PMOS & Bi-CMOS
Assignment-3
Q1. Draw the three transistor dynamic RAM cell also. Draw the Stick diagram for the same using CMOS Technology.
Q2. Explain the ROM Designing techniques with different symbolic layouts.
Q3. Prepare a stick diagram for 4:1 multiplexer. Using N-MOS switches
Q4. Explain CMOS Stick diagram for parity generator.
Q5. Explain PLA Decoder.
Q6. Explain the combinational & Sequential logic.
Q7. Explain the comparator.
Q8. Explain the 4-bit Adder.
Assignment-4
Q1. Explain blocking & non-blocking assignments in Verilog with suitable examples.
Q2. Explain operators and data types.
Q3. Explain the case statement with all variation in Verilog.
Q4. What is procedure? Explain with example.
Q5. Explain the CAD Tools.
Q6. Explain the component in VHDL and Verilog.
Q7. Explain the power dissipation in logic gates entity.
Q8. Explain the Signal Architecture.
Q9. Explain the operators, data types, generic, loop, data flow, structural and Behavioral.
Assignment-5
Q1. Explain block statement in VHDL?
Q2. What is test bench synthesis? Explain some waveform patterns.
Q3. Explain bus structure in VHDL?
Q4. Explain delays in VHDL.
Q5. Explain operator overloading.
Q6. Explain power dissipation in logic gates entity.
Q7. Explain delays & verifications in VHDL.
Q8. Explain the Verilog FSM. 

Comments

Post a Comment

Popular posts from this blog

VLSI Lab Manual

Image
  VLSI Lab Manual VLSI Lab Manual List of Experiment 1.  Design of basic Gates: AND, OR, NOT using VHDL 2.  Design of basic Gates: AND, OR, NOT using VERILOG 3.  Design of 2:1 Mux using VHDL 4.  Design of 2:1 Mux using VERILOG 5.  Design of 2 to 4 Decoder using VHDL & VERILOG 6.  Design of Half-Adder, Full Adder, Half Substractor, Full Substractor using VHDL  7.  Design of Half-Adder, Full Adder, Half Substractor, Full Substractor using VERILOG  8.  Design of all type of Flip-Flops using VHDL (if-then-else)  9.  Design of all type of Flip-Flops using VERILOG 10. Design of 8-bit shift register using VHDL code 11. Design of 8-bit shift register using VERILOG 12. Design of Counters (MOD 3, MOD 5 etc.) using VHDL code 13. Design of counter using VERILOG code Experiment No.-1 Aim: Write VHDL code for basic gates: AND, OR, NOT. Apparatus: Xilinx ISE 14.1 software Theory: (1). AND Gate The AND gate is a basic digital logic...
Read more

M. Tech VLSI 3rd Semester Syllabus

Image
SEMESTER- 3 rd Course: M. Tech VLSI SUBJECT: System on Chip (SOC) Design Syllabus: Unit – I Recent advances in semiconductor technology, Programmable logic devices, such as field programmable gate arrays (FPGAs), Programmable chip architectures, logic synthesis, SoC concepts, and the Verilog synthesizable subset, Implementation of a complex system on a single programmable chip. Unit – II Tools and techniques for designing, verifying and implementing System-on-Chip (SoC) designs using programmable logic. Embedded system applications and their system-level hardware-software co-design. Unit – III Implementation Aspects: Adders, ALUs, Multipliers, Dividers, Register Files, Buses, CISC/RISC, Memory hierarchy (caches, MMU, main memory) Unit – IV ARM System-on-chip architecture. Unit - V Project Orientation: Concept to Verilog hardware description language (HDL),  verification using simulation, synthesis and programmable device implementation on an FPGA developme...
Read more

M. Tech. VLSI Reference Books

Image
  M. Tech. VLSI Reference Books Subject: Ad Mathematics Higher Engineering Mathematics B.V. Ramana Tata Mc Hill Advanced Engineering Mathematics Ervin Kreszig Wiley Easten Edd Applied Numerical Methods with MATLAB Steven C Chapra TMH George J. Klir and Yuan, B., Fuzzy sets and fuzzy logic, Theory and applications,   Prentice Hall of India Pvt. Ltd., 1997. Moon, T.K., Sterling, W.C., Mathematical methods and algorithms for signal processing,   Pearson Education, 2000. Richard Johnson, Miller & Freund’s Probability and Statistics for Engineers,   7 th   Edition, Prentice – Hall of India, Private Ltd., New Delhi (2007). Fuzzy Logics Book - Kwang H Lee  Question Bank for  Applied Mathematics for Electronics Engineers Subject: CMOS VLSI Design Basic VLSI Design D.A. Pucknell, K. EshraghianPHI, 3rd Ed Introduction to VLSI Circuits and Systems John P. Uyemura John Wiley & Sons Principles of CMOS VLSI Design Niel H.E. Weste, K.EshraghianPerson, 2nd Ed ...
Read more