Posts

M.Tech. 1st sem CMOS VLSI Design Upcoming topics

Unit-1 VLSI design methodologies: VLSI Design flow, Design Hierarchy, Regularity, Modularity and Locality, VLSI design styles, Design quality, Packaging technology MOS device design equations, Second order effects, the complementary CMOS Inverter DC characteristics. Unit-II Circuit Characterization and Performance Estimation: Parasitic effect in Integrated Circuits, Resistance estimation, capacitance estimation, Inductance. Switching characteristics, CMOS Gate transistor sizing, Power dissipation, CMOS Logic Structures, Clocking Strategies. Unit-III CMOS Process Enhancement and Layout Considerations: Interconnect, circuit elements, stick diagram, Layout design rules, Latch up, latch up triggering, latch up prevention, Technology related CAD issues. Unit-IV Subsystem Design: Structured design of combinational logie- parity generator, multiplexer, code converters. Clocked sequential circuits- two phase clocking, charge storage, dynamic register element, and dynamic shift register. Subsys...
Post a Comment
Read more

M. Tech VLSI 3rd Semester Syllabus

Image
SEMESTER- 3 rd Course: M. Tech VLSI SUBJECT: System on Chip (SOC) Design Syllabus: Unit – I Recent advances in semiconductor technology, Programmable logic devices, such as field programmable gate arrays (FPGAs), Programmable chip architectures, logic synthesis, SoC concepts, and the Verilog synthesizable subset, Implementation of a complex system on a single programmable chip. Unit – II Tools and techniques for designing, verifying and implementing System-on-Chip (SoC) designs using programmable logic. Embedded system applications and their system-level hardware-software co-design. Unit – III Implementation Aspects: Adders, ALUs, Multipliers, Dividers, Register Files, Buses, CISC/RISC, Memory hierarchy (caches, MMU, main memory) Unit – IV ARM System-on-chip architecture. Unit - V Project Orientation: Concept to Verilog hardware description language (HDL),  verification using simulation, synthesis and programmable device implementation on an FPGA developme...
Post a Comment
Read more

Very Long Instruction Word (VLIW)

Image
Very Long Instruction Word (VLIW) Very long instruction word (VLIW) describes a computer processing architecture in which a language compiler or pre-processor breaks program instruction down into basic operations that can be performed by the processor in parallel. Or Very long instruction word (VLIW) is an instruction set architecture designed to take full advantage of instruction-level parallelism (ILP) for improved performance. Central processing units (CPU, processor) allow programs to specify instructions to execute in sequence only whereas a VLIW processor allows programs to explicitly specify instructions to execute in parallel. This design is intended to allow higher performance without the complexity inherent in some other designs. VLIW is sometimes viewed as the next step beyond the reduced instruction set computing ( RISC ) architecture, which also works with a limited set of relatively basic instructions and can usually execute more than one instruction at a time. The main a...
Post a Comment
Read more

VLSI Lab Manual

Image
  VLSI Lab Manual VLSI Lab Manual List of Experiment 1.  Design of basic Gates: AND, OR, NOT using VHDL 2.  Design of basic Gates: AND, OR, NOT using VERILOG 3.  Design of 2:1 Mux using VHDL 4.  Design of 2:1 Mux using VERILOG 5.  Design of 2 to 4 Decoder using VHDL & VERILOG 6.  Design of Half-Adder, Full Adder, Half Substractor, Full Substractor using VHDL  7.  Design of Half-Adder, Full Adder, Half Substractor, Full Substractor using VERILOG  8.  Design of all type of Flip-Flops using VHDL (if-then-else)  9.  Design of all type of Flip-Flops using VERILOG 10. Design of 8-bit shift register using VHDL code 11. Design of 8-bit shift register using VERILOG 12. Design of Counters (MOD 3, MOD 5 etc.) using VHDL code 13. Design of counter using VERILOG code Experiment No.-1 Aim: Write VHDL code for basic gates: AND, OR, NOT. Apparatus: Xilinx ISE 14.1 software Theory: (1). AND Gate The AND gate is a basic digital logic...
Post a Comment
Read more